BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

IMAGES ARE BEST AVAILABLE COPY.

As rescanning documents *will not* correct images, please do not report the images to the Image Problems Mailbox.

MR2723-166

REMARKS

This case has been carefully reviewed and analyzed in view of the Official Action dated 14 February 2002. Responsive to the rejections made in the Official Action, Claims 1-8 have been canceled by this Amendment and new Claims 9-19 have been inserted for further prosecution in this case.

In the Official Action, the Examiner objected to the entire disclosure as being replete with errors in form, grammar, spelling, and punctuation. Accordingly, the following changes to the disclosure are submitted herewith:

1. A supplemental copy of the original Application papers are enclosed herewith as per the Examiner's request. The supplemental Application papers are as originally filed, except that the lines of text are double-spaced, the text is printed on good quality paper, non-printable characters have been removed and non-English characters have been removed. The substantive content of the new Application papers is exactly that of the original Application, as filed.

2. The Title of the Invention, as originally filed, has been replaced with a brief but technically accurate and descriptive Title, "DIGITAL FM DEMODULATOR WITH REDUCED QUANTIZATION NOISE".

3. The Abstract, as originally filed, has been deleted in its entirety and

replaced by a Substitute Abstract to correct the numerous errors contained therein. It is believed that the Substitute Abstract now possesses proper form.

4. The Specification has been amended by replacement of the original Specification, as filed, with the Substitute Specification, which was the most efficient means to correct the numerous idiomatic, grammatical, and translational errors found therein. It is believed that the subject matter disclosed by the Substitute Specification was previously disclosed in the Specification and Claims, as filed, and the accompanying Drawing Figures. No new matter has been added by these changes. Additionally, a marked-up copy of the Supplemental Specification described above is attached to this Amendment in compliance with MPEP § 608.01(q). The Substitute Specification includes the same changes as are indicated in the marked-up copy of the Supplemental Specification.

In the Official Action, the Examiner rejected Claims 1, 2, and 4-8 under 35 U.S.C. § 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which Applicant regards as the invention. The Examiner found the Claims to be generally narrative and indefinite and containing numerous grammatical and idiomatic errors. As previously indicated, the original Claims, as filed, have been canceled by this Amendment and new Claims 9-19 have been

inserted for further prosecution in this case. It is believed that the new Claims clearly and unambiguously define the metes and bounds of the instant invention, for which Patent protection is being sought.

The Examiner rejected Claims 1-8 under 35 U.S.C. § 102(b) as being anticipated by Hunsinger, et al. (U.S. Patent #5,465,396; hereinafter Hunsinger). The Examiner found that the reference discloses the method of operation of the invention of the subject Patent Application, as originally claimed.

Before discussing the prior art reference relied upon by the Examiner, it is believed beneficial to first briefly review the structure of the invention of the subject Patent Application. The invention of the subject Patent Application is a digital FM demodulator used in radio communication systems such as pagers, cellular phones, Global Positioning Satellite (GPS) systems, and Digital Enhanced Cordless Telecommunication (DECT) systems. The system utilizes a phase compensating feedback loop similar to that found in phase locked loops (PLL). The system also has elements and structure in common with Delta-Sigma analog-to-digital (A/D) converters to reduce quantization errors in producing the digital output sequence from a continuously-variable phase-proportional voltage level. The elimination of quantization error is especially imperative in the demodulation or decoding of digital signals in that the quantized error does not effect the output signal's

MR2723-136

amplitud[illegible]but rather places erroneous bit patterns into the digital time sequence. That is to say, th[illegible]a slight quantization error can cause a received bit to be in a logical "1" state when the[illegible]was originally transmitted in a logical "0" state.

A [illegible]dulated signal Ai containing digitally encoded information on an intermedi[illegible]e frequency (IF) signal is presented to the input of a segmented reference delay lin[illegible]which includes a course delay line for introducing a fixed delay into the input signal, an[illegible]fine delay line which is used to introduce a variable delay in discrete levels to the inp[illegible]signal. The fine delay line has coupled thereto a series of output taps, each of which are[illegible]nnected at the output of each of a series of discrete delay elements. The signal at[illegible]ch of the output taps is a delayed copy of the input signal, the delay time of each bei[illegible]the sum of the delay time of the course delay line and the sum of the delay times of[illegible]n fine delay element through which the output signal has passed up to the sub[illegible]ct[illegible]ut tap.

T[illegible]utput taps of the fine delay line are coupled to respective inputs of an M-to-1 multipl[illegible]. The multiplexer selectively couples one of the input terminals thereof to the outp[illegible]t[illegible]nal thereof such that the signal at the output of the multiplexer is a selected one[illegible]the delayed copies of the input signal taken from the fine delay line.

[illegible]yed signal Aid and input signal Ai are coupled to the input of a phase detector.

The phase detector produces an output pulse at its output port proportional in width to the phase difference between Ai and Aid. The output pulses of the phase detector are signed; they convey, by being either positive or negative, whether the signal Aid leads or lags the signal Ai.

The output port of the phase detector is coupled to a charge pump circuit, or charge integrator. The charge integrator produces a signal at its output proportional to an amount of stored charge accumulated therein. The storage of charge is controlled through the output pulses, received over time, from the phase detector. When the output pulse of the phase detector is positive, i.e., Aid leads Ai, charge is added to the charge accumulator and when the output pulse of the phase detector is negative, i.e., Ai leads Aid, charge is removed from the charge integrator. The output of the charge pump, Vf, increases and decreases according to the relative phase between Ai and Aid.

The output of the charge pump circuit is coupled to the input of a quantizer for producing the final digital output signal at the quantizer output terminal. Typically, the quantizer is an A/D converter. In the Delta-Sigma A/D converter configuration, as utilized in the subject digital FM demodulator, the quantizer is a 1-bit A/D converter or a voltage comparator. The quantizer converts Vf into a digital output sequence, y, by forming a change in state of the output signal when Vf crosses a reference voltage level.

MP[illegible]

[illegible]dback mechanism is implemented through a digital integrator which takes at its input [illegible] digital output sequence y and produces at its output a binary delay selection wor[illegible] digital integrator may be a digital up/down counter which counts up when the sta[illegible]t signal y is a logical "1", and counts down when the output signal y is a logi[illegible]. The delay selection word at the output of the digital integrator is presented to the [illegible] port of the multiplexer to select one of the delayed input signals to present to the [illegible]tector circuit at the next cycle or sampling period.

[illegible] advantage of the subject digital FM demodulator is that it requires no external clock [illegible]iming reference. The components of the demodulator are synchronized th[illegible] modulated signal Ai. The output pulses of the phase detector are defined by the [illegible]ge of Ai and the rising edge of Aid. The charge in the charge integrator is ou[illegible] before the falling edge of Ai. The falling edge of Ai is optionally used to tri[illegible] quantizer and counter. This timing and its relationship to the frequency of the di[illegible]ut signal of the system realizes an inherent low pass digital filter in the demo[illegible]r system. It is the inherent low pass filter that reduces the quantization noise in[illegible] by the quantizing process when producing the digital output sequence.

[illegible]tated hereinabove, the Examiner rejected Claims 1-8 under 35 U.S.C. § 102(b) as [illegible]ticipated by Hunsinger. Although the invention of Hunsinger is shown as

MR2 [illegible] 66

have several elements in common with the subject digital FM modulator, important differences exist due to the nature of the output signal produced by each system. Hunsinger does not seek to extract a digital sequence and does not, therefore, recognize the problems associated therewith. Hunsinger's invention produces at its output an analog signal, i.e., one having a continuously variable amplitude which, if quantization error were to occur therein, only a minute deviation from an optimal amplitude would occur. In systems relying on analog signals for the conveyance of information, such errors in the reconstructed amplitude of a signal are unlikely to produce a catastrophic degradation in the information being transmitted. In the production of digital sequences, quantization errors result in incorrect data being inserted into the data stream, i.e., errors occur along the time axis. Errors of this type can render the information being conveyed undecipherable. Thus, the system of the present invention is designed to greatly reduce the occurrence of such errors.

As Hunsinger does not teach a digital demodulator, the reference does not show or suggest the use of a "quantizer configured to produce a digital output signal at an output terminal thereof" as implemented by the present invention, as now claimed. Furthermore, Hunsinger does not show or suggest the feedback structure of the present invention, i.e., "a digital integrator coupled to said digital output signal, wherein said digital integrator is

coupled to [a] multiplexer for selectively applying a delay". Only through the quantizer of the present invention is a digital output sequence produced and only through the feedback of the digital output sequence to select the appropriate delayed input signal for the next cycle is the inherent digital filter realized to reduce the quantization error of the quantizer. Hunsinger shows a process for controlling the digital delay through the phase detection process, not through feedback from the output signal. Whereas the feedback structure of the instant invention operates to minimize the phase difference detected by the phase detector, much like a PLL, Hunsinger's open-loop design does not. Hunsinger's objective is in providing the ability to cancel or filter out an undesired signal through a tracking delay element notch filter, which is adjusted continuously in response to the instantaneous frequency of a dominating interference signal (Column 6, Lines 26-58).

As previously stated, Hunsinger fails to disclose a "quantizer configured to produce a digital output signal at an output terminal thereof", nor "a digital integrator coupled to said digital output signal, wherein said digital integrator is coupled to [a] multiplexer for selectively applying a delay". Therefore, it is respectfully submitted that Hunsinger does not anticipate the invention of the subject Patent Application, as now claimed. Moreover, as Hunsinger does not show or suggest the combined elements for

MR2723-166

the purposes and objectives of producing a digital output sequence in the manner set forth in the subject Patent Application and as discussed hereinabove, it is submitted, respectfully, that the subject digital FM demodulator is not made obvious by the Hunsinger reference, either.

It is now believed that the subject Patent Application has been placed in condition for allowance, and such action is respectfully requested.

Respectfully submitted,

Morton J. Rosenberg
Registration #26,049

Rosenberg, Klein & Lee
3458 Ellicott Center Drive-Suite 101
Ellicott City, MD 21043
(410) 465-6678

CERTIFICATE OF FACSIMILE TRANSMISSION

I hereby certify that this paper is being facsimile transmitted to Art Unit #2631 in the U.S. Patent and Trademark Office on the date shown below.

Date: 7/15/02

UP SUBSTITUTE ABSTRACT

ABSTRACT OF THE DISCLOSURE

A
~~vention relates to a~~ new ~~method of~~ digital FM demodulator ~~that~~
the incorporates
nes as timing reference and the concept of delta-sigma
nversion
~~converter~~ to implement the function of time-to-digital
The is constructed from a a
FM demodulator ~~comprising~~ delay lines, multiplexer, phase
a a modulated
pump circuit, quantizer and digital integrator. The ~~modulation~~
carrier passes the
ite frequency ~~segment will pass~~ through delay lines ~~around~~
tion phase the
nd compare with original input modulation signal ~~and~~ the comparison
ich is a a the
converted into voltage and stored in capacitor by way of charge
having and quantized
quantized voltage ~~has~~ been accumulated, ~~then re-select~~ a
is acquired the Meanwhile,
signal to compare its phase with input signal. ~~This system~~
ference between input signal and delayed signal
is ~~a feedback system. This quantized digital signal again pass~~
select a delay for the delayed signal for the
ss filter to filter out high frequency ~~quantized noise to get the~~
The phase difference is continuously evaluated
~~dulation signal.~~
to produce zero phase difference, much like
~~mbines the function of demodulation and analog-to-digital~~
cked loop. In this manner, the digital
signal is collected at the system output.

[illegible]KED-UP SUBSTITUTE SPECIFICATION

~~A New Method Of Digital FM Demodulator~~

FM DEMODULATOR WITH REDUCED QUANTIZATION NOISE

BACKGROUND OF THE INVENTION

1. [illegible]ention

[illegible]ivention relates to ~~a new method of~~ digital frequency-demodulation and more particularly, to a digital ~~frequency~~ FM demodulator that extracts a digital time sequence from an intermediate carrier while reducing quantization error and eliminating ~~using the structure of time-to-digital converter and delta-sigma analog-to-digital converter~~ [illegible]nt of a reference clock.

2. [illegible]The Prior Art

[illegible]y modulation (FM) is ~~one of~~ an important and common method of information conveyance in [illegible]ation system, ~~that its~~ The receiver end of the system contains the FM [illegible]rcuit which often is ~~using~~ of analog design ~~circuit and the~~ a ~~alog-style FM demodulation circuit~~ including a detector circuit and [illegible]/circuit. If ~~bring~~ the detector is brought into the integrated circuit, then a larger [illegible]and if ~~implement~~ PLL the is built into the integrated circuit, then an external [illegible]essary outside ~~this~~ the chip.

[illegible]ted signal ~~need the~~ requires digital signal ~~process~~ processing after [illegible]hen the ~~above two~~ described above requires same circuit ~~need~~ analog-to-digital converter to [illegible]odulated analog signal into digital signal. ~~meanwhile, this~~ The [illegible]~~easy to be~~ easily interfered with by noise ~~signal~~. ~~However~~, To reduce noise the digital FM [illegible]ll first convert the ~~modulation~~ modulated intermediate-frequency (IF) signal

[illegible]necessary circuitry to implement an FM demodulator [illegible]ted on an integrated circuit chip.

int[illegible]al by way of an analog-to-digital converter, then using digital signal

p[illegible]modulate this modulation signal. The analog-to-digital converter

a[illegible]al processor used in digital FM demodulator must have fast

s[illegible]dulate the modulation signal in real time. It also could use a

r[illegible]with multiple-fold frequency of modulation signal for sampling

t[illegible]lation signal to detect its phase change then demodulate, but

s[illegible]y need a high frequency reference clock.

[illegible]onal methods of digital RF communication system always need

t[illegible]nalog signal into digital signal in the receiver end with

[illegible]increasing the circuit complexity. Thus, the demodulation circuit

[illegible]tector circuit or PLL with analog-to-digital circuit could simply

[illegible]n also will be one of major objectives today.

[illegible]MARY OF THE INVENTION

[illegible]re a primary objective of the present invention to provide a new

[illegible]tal FM demodulator will be applicable in radio communication

[illegible]s, the modulation-demodulation section in receiver end also

[illegible]cable in BB call, cellular phone, GPS system, and DECT systems

[illegible]jective of the present invention is to provide a digital FM

[illegible]ith [illegible] function of modulation-demodulation and analog-to-digital

input intermediate-frequency signal passes through the inventive ~~this invention~~ generating a digital signal including a high-frequency quantization noise ~~quantized~~ way of a low-pass filter, ~~to filter out above~~ the quantized noise signal is filtered. ~~acqu~~ channel ~~band~~ signal.

~~jective~~ similar of the present invention is to provide a digital FM ~~which accept the~~ adapts a PLL structure and utilizes the concept of delta- ~~conversion~~ does not require ~~-digital converter~~ which ~~without connect~~ external components ~~or~~ reference clock ~~so that easy for integration~~.

~~It~~ provides over similar systems in the prior art by using ~~with~~ advantages ~~that not only use~~ delay lines as the timing ~~adopting~~ ~~also~~ the concept of delta-sigma analog-to-digital conversion ~~converter~~ time-to-digital conversion of digital FM demodulation ~~demodulator~~. This digital ~~includes~~ ~~or~~ including delay lines, an m-to-1 multiplexer, a phase e pump circuit, a quantizer and a digital integrator. The modulation ~~mediate~~ frequency carrier ~~segment~~ passes through the delay lines, each having a ~~with the~~ ~~round~~ the cycle time, and the phase of the ~~this~~ delayed signal compares its phase with the ~~signal~~ ~~comparison~~ produces a ~~compared~~ pulse which is applied to the ~~will go through~~ charge pump circuit where ~~the charge is~~ ~~to a voltage level~~ stored in a capacitor. This quantized voltage is ~~by the~~ charge is into a level which by the digital integrator, then sample a new of another output signal of the ~~and~~ compare in phase with the input signal. This system is similar to a PLL, i.e., ~~by~~ phase as the error signal ~~system~~. The quantized digital signal will feed through the low-pass

def the sampling rate of the system

ut high frequency noise and get the original modulation signal, i.e., the output

n signal is a digital signal.

BRIEF DESCRIPTION OF THE DRAWINGS

gs disclose an illustrative embodiment of the present invention,

to exemplify the various advantages and objects thereof, and are

the

rcuit block diagram of digital FM demodulator according to the

ntion.

the

ircuit waveform of digital FM demodulator according to the present

the

system structure of digital FM demodulator according to the present

LED DESCRIPTION OF THE PREFERRED EMBODIMENT

refer to Fig.1 that relates to the circuit block diagram of digital FM

[illegible]ator. The modulation signal, Ai(t), is fed into reference delay lines 11,

[illegible]rence delay lines 11 including coarse delay line 111 and fine delay line

[illegible]lay time of delay lines 111 and 112 is controlled separately by

[illegible]cuits. The fine delay lines 112 has multiple output signals

[illegible]?(t),Ai3(t)..... Aij(t) which could be expressed as follow:

[illegible]-Tc[illegible]T) ---(1)

[illegible]ed delay time of coarse delay lines, and

it delay time of fine delay lines.

[illegible]tector compares the phase difference between Aid and Ai,then

[illegible]down signal. The m-to-1 multiplexer will select one of output

[illegible](t) [illegible]1(t),Ai2(t)---Aij(t) from fine delay lines 112 and name it as Aid

The rising edge of Aid signal lead the Ai signal, up signal will generate

having a
[illegible]e and its pulse width is just same as the time difference

[illegible]g edges of Ai and Aid, but down signal do not genarate any

The total delay time of Ai signal pass through delay lines is

he pulse width will equal to "T-Tc-d*T" when "Tc+d*T" smaller

[illegible]signal.

if the rising edge of Aid signal lag the Ai signal, down signal

[illegible]ffective pulse and its pulse width is also just same as the time

[illegible]and Ai signal, and the pulse width will equal to "Tc+d*T-T".

:tive when Aid lead the Ai signal, on the contrary, its value is
: lag Ai signal. Both effective pulse of up and down signal will
: pump circuit 14 for charging and discharging to capacitor, Cc,
to a voltage difference, Vf, and its voltage level is proportional
nce or phase difference of Aid and Ai signal.

odulated signal will generate a Vf which is accumulated
or Cc and this stored voltage will be quantized to generate a bit
nal y(k), y(k) is the output digital sequence of total system.

s analog-to-digital converter which could be one-bit or
erter. one bit converter is the comparator. The quantizer 15 in
opt one-bit voltage comparator.

tor 16 accumulate output digital signal y(k), actually, it is simply
ter to quantizer 15 is one bit analog-digital converter. The

ignal will select one output Aid signal from the fine delay lines
plexer and compare its phase with Ai signal. Consequently, the
d signal is controlled by output signal y(k), it will delay one more
1. o contrary, the delay of Aid decrease one unit delay if
is whc. system is similar to PLL structure. y(k) is feedback to

delay time and make the next rising edge of Ai signal arrive
with ng edge of Aid signal simultaneously. so the Aid signal
ed one cy than Ai signal when the system is locked.

to the
n in Fig.2, this is the circuit waveform of digital FM demodulator
are shown the modulated
o the present invention, T(k) is the kth cycle time of input modulation
the rising edge of and the
P(k) is the time difference of Aid rising edge with next Ai cycle. The
the a and
ulse of up signal means P(k) is positive value, but the down signal
) negative. That is because the maximum frequency shift of input
n signal is much smaller than carrier frequency, the change of T(k) is
Tc
ive to carrier cycle Tc.
the
re, the effective pulse of up signal and down signal only happen at the
the
e of Aid and Ai signal and this effective pulse has been transferred to
storage 14 the arrival of the
stored in capacitor Cc by way of charge pump circuit before arriving of
The of Ai used as 15
ge. This falling edge could be the trigger clock of the quantizer and
Thus, the does not require an IP using the
eans this system do not need external reference clock. As shown in
of Fig.2 may be developed
veform diagram, a formula as follows :

?(k)+T(k)-T(k-1)+y(k)*T, ——(2)

P where

(k)-T(k-1), ——(3)

e, we could get

?(k)+ ΔT(k)+ y(k)*T, ——(4)

the as shown in
) means the capacitor voltage at kth cycle based on Fig.2, we could
an
) signal is generated by V(k-1) and Ic signal to charge/discharge Cc

du up or down signal effective pulse period and Ib charge/discharge Cc to

d h cycle, i.e. the voltage is determined by these three parameters. those

T age on Cc for Ic at kth cycle is :

Δ Ic/Cc*P(k) ——(5),

trigger clock is the input modulation signal Ai, then the Cc voltage level change in the

next formula when charge-discharge is at kth cycle, the will be

y(k)*Ib/Cc*[T(k)+T(k+1)]/2 ——(6),

T

Vf_a+ΔVf_b ——(7)

V(k)+{y(k)*(Ib/Cc)*[T(k)+T(k+1)]/2}+{Ic/Cc*P(k)} ——(8)

ause the maximum frequency shift is much smaller than carrier

cy, the T(k) is around approximately equal to carrier cycle Tc and

=V(k)+Ic/Cc*P(k)+y(k)*(Ib/Cc)*Tc ——(9)

e

and

Cc)*Tc. Then

ld get next formula ?

=V(k)+A*P(k+1)+B*y(k).

In P(k+1) into above formula, then we get

$V^{n+1}=V(k)+A*[P(k)+\Delta T(k)+y(k)*T]+B*y(k)$

The quantized output of V(k), y(k), is the total system output.

[illegible]ring to [illegible]own in Fig.3, is the system structure of digital FM demodulator is shown illustrates according to the present invention. This diagram is a two level delta-sigma developed from the analysis above modulator. Its input is ΔT(k), that also is the signal difference of T(k) and T(k-1).

The concept of the output signal, y(k), in present invention is similar to a conventional analog-digital converter output signal. In both systems, the quantized noise signal is shifted into the high frequency region. However, in conventional systems, segment. So, the output digital signal y(k) is Five[illegible]ated first and then filter out filtered from quantized noise by the digital filter to get the [illegible]ion signal.

This [illegible]technology is similar to conventional delta-sigma analog-to-digital [illegible]r. As shown above Based on above deduction, the output digital signal is the produced by [illegible]e[illegible]iation of the original modulation signal. In the system of the present invention, the (In brief) y(k) signal filter out the noise of y is filtered [illegible]d noise by way of a low-pass digital filter before signal accumulation.

[illegible]present [illegible]nvention provide a FM digital demodulator which with more advantages over [illegible]nventional technology as follow:

1. ethod and circuit of present invention will be applicable in radio
nication system such as pagers, ~~besides, the modulation-demodulation section in a~~
~~er and also could be applicable in BB cell~~, cellular phone, GPS system,
and ECT system.

2. esent invention to provide a digital modulation demodulator which
a
and the PLL structure and utilize the concept of delta-sigma analog-to-
dig converter ~~which~~ without requiring ~~connect~~ external component ~~and~~ or a high
as to allow ease of
ncy reference clock so ~~that easy for~~ integration.

3. esent invention to provide a digital modulation demodulator with ~~two~~ the
n of demodulation and analog-to-digital conversion. The input of
ediate-frequency signal pass through ~~this invention~~ the inventive demodulator ~~will~~ and
ate a digital signal including high-frequency ~~quantized signal~~ quantization noise, then, by
an inherent
low-pass filter, ~~to filter out above~~ the quantized noise signal is filtered to ~~get~~ acquire the
baseband
~~band~~ signal.

changes and modifications in the above described embodiment of the
can, of course, be carried out without departing from the scope
ccordingly, to promote the progress in science and the useful arts, the
n is disclosed and is intended to be limited only by the scope of the
d claims.